English
|
正體中文
|
简体中文
|
Items with full text/Total items : 8557/14866 (58%)
Visitors : 1869448 Online Users : 748
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by
NTU Library IR team.
Scope
All of CHUR
College of Engineering
Department of Microelectronics
--Seminar Papers
Tips:
please add "double quotation mark" for query phrases to get precise results
please goto advance search for comprehansive author search
Adv. Search
Home
‧
Login
‧
Upload
‧
Help
‧
About
‧
Administer
CHUR
>
College of Engineering
>
Department of Microelectronics
>
Seminar Papers
>
Browse By Title
Browse By Authors
Browse By Date
Browse By Data Type
Loading...
Siblings
Teachers Books
[
10
/14]
Patents
[
1
/3]
Research Project
[
4
/4]
Journal Articles
[
60
/113]
Collection Statistics
Item counts issued in 3 years:0(0.00%)
Items With Fulltext:58(32.95%)
Download counts of the item
Download times greater than 0:58(100.00%)
Download times greater than 100:57(98.28%)
Total Bitstream Download Counts:10648(37.92%)
Last Update: 2025-01-20 00:06
Top Upload
Loading...
Top Download
Loading...
Recent Submissions
Reconfigurable VLSI Architecture fo...
High-SFDR and Multiplierless Direct...
A High-Efficient and Cost-Effective...
Effect of the mixed N2/O2 Oxidation...
Microwave Annealing
Reconfigurable Architecture for VLS...
A Novel Linear Array for Discrete C...
A Wideband 0.18um CMOS LNA with RF-...
High Current Driving of SnO2 Channe...
Flatband Voltage Tuning and EOT Red...
Jump to:
[
Chinese Items
] [
0-9
] [
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
]
or enter the first few letters:
Showing items 101-150 of 176. (4 Page(s) Totally)
<<
<
1
2
3
4
>
>>
View [
10
|
25
|
50
] records per page
Date
Title
Authors
2006
Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation
謝曜式
;
Shieh, Yaw-Shih
2006
Memory-Efficiency and High-Speed Architectures for Forward and Inverse DCT with Multiplierless Operation
宋志雲
;
Sung, Tze-Yun
2006
Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter
謝曜式
;
Shieh, Yaw-Shih
2006
Memory-Efficiency Multiplierless VLSI Architecture for 2-D DWT Using 9/7 Wavelet Filter
宋志雲
;
Sung, Tze-Yun
2007
Memory-Efficient and High-Performance 2-D DCT and IDCT Processors Based on CORDIC Rotation
宋志雲
;
Sung, Tze-Yun
2007
Memory-Efficient and High-Performance Parallel-Pipelined Architectures for 5/3 Forward and Inverse Discrete Wavelet Transform
宋志雲
;
Sung, Tze-Yun
2007
Memory-Efficient and High-Speed Line-Based Architecture for 2-D Discrete Wavelet Transform with Lifting Scheme
宋志雲
;
Sung, Tze-Yun
2007
Metallic nano-ball tips for field sensitive microscopy
鄭劭家
;
Chao-Chia, Cheng
2012
Microwave Annealing
賴瓊惠
;
Lai, Chiung-Hui
2012
Miniature Antenna for UWB Applications
莊添民
;
Chuang, Tim
2007
MLP/BP-based DFEs for Distorted QPSK Signal Recovery in Non-minimum Phase Channels
許騰仁
;
Hsu, Terng-Ren
2009
MLP/BP-based MIMO DFEs for distorted 16-QAM signal recovery in severe ISI channels with ACI disturbances
許騰仁
;
Hsu, Terng-Ren
2010
MLP/BP-based soft DFEs with bit-interleaved TCM for distorted 16-QAM signal recovery in severe ISI channels
許騰仁
;
Hsu, Terng-Ren
2008
MLPIBP-based MIMO DFEs for Suppressing lSI and ACI to Recover Distorted QPSK Signal in Severe lSI Channels
許騰仁
;
Hsu, Terng-Ren
2012
Multi-Point Correction Method in CMOS Current-Mode Function Design
林國珍
;
Lin, Kuo-Jen
2010
Multiplierless, Folded Reconfigurable Architecture for VLSI Wavelet Filter
宋志雲
;
Sung, Tze-Yun
2010
Nickel Nanocrystals embedded in MANOS Low Temperature Poly-Silicon Thin Film Transistor with Low Programming/Erasing Voltage for Non-Volatile Memory Application
吳建宏
;
rossiwu
2012
A Novel Fractional Discrete Cosine Transform Based Reversible Watermarking for
Biomedical Image Applications
宋志雲
;
Sung, Tze-Yun
2010
A Novel Linear Array for Discrete Cosine Transform
宋志雲
;
Sung, Tze-Yun
2007
Novel Oxynitride Layer Applied to Flash Memory
using HfO2 as Charge Trapping Layer
賴瓊惠
;
Lai, Chiung-Hui
2010
Novel Tunneling Oxynitride Layer Applied to Floating Gate Flash Memory
賴瓊惠
;
Lai, Chiung-Hui
2012
A Novel VLSI Architecture for Digital Frequency Synthesizer
宋志雲
;
Sung, Tze-Yun
2010
A Novel VLSI Linear Array for 2-D DCT/IDCT
宋志雲
;
Sung, Tze-Yun
2010
A Novel VLSI Linear Array for 2-D DCT/IDCT
謝曜式
;
Shieh, Yaw-Shih
2010
A Novel VLSI Linear Array for Discrete Cosine Transform and Its Inverse
謝曜式
;
Shieh, Yaw-Shih
2010
A Novel VLSI Linear Array for Discrete Cosine Transform and Its Inverse
宋志雲
;
Sung, Tze-Yun
2007
Numerical Accuracy and Hardware Trade-Offs for Fixed-Point CORDIC Processor for Digital Signal Processing System
宋志雲
;
Sung, Tze-Yun
2007
Optical Properties of the Si Quantum Dots Embedded in SiNx Film
鄭劭家
;
Chao-Chia, Cheng
2012
Oxidation and structure scheme studies for sensitivity improvement of Si1−xGex nanowire biosensor
賴瓊惠
;
Lai, Chiung-Hui
2012
Oxidation study of Ge Condensation on SGOI Nanowire Biosensor Fabrication
賴瓊惠
;
Lai, Chiung-Hui
2006
A Parallel and Pipelined Architecture for 2-D CORDIC-Based Inverse Discrete Cosine Transform
謝曜式
;
Shieh, Yaw-Shih
2006
A Parallel and Pipelined Architecture for 2-D CORDIC-Based Inverse Discrete Cosine Transform
宋志雲
;
Sung, Tze-Yun
2008
Quad-Tree Based Adaptive Wavelet Packet Transform for Image Coding
宋志雲
;
Sung, Tze-Yun
2010
Reconfigurable Architecture for VLSI 9/7-5/3 Wavelet Filter
宋志雲
;
Sung, Tze-Yun
2009
Reconfigurable VLSI Architecture for FFT Processor
宋志雲
;
Sung, Tze-Yun
2011
Resistance switching in the Ni/HfOx/Ni nonvolatile memory device with interfacial layer by mixed CF4/O2 plasma treatment
賴瓊惠
;
Lai, Chiung-Hui
2011
A ROM-Less Direct Digital Frequency Synthesizer Based on a Scaling-free CORDIC algorithm
宋志雲
;
Sung, Tze-Yun
2012
Sensitivity Enhancement in SGOI Nanowire Biosensor Fabricated by Top Surface Passivation
賴瓊惠
;
Lai, Chiung-Hui
2011
Sensitivity Improvement in SGOI Biosensor by Varying Structure and Oxidation
賴瓊惠
;
Lai, Chiung-Hui
2009
A Simple Rate Distortion Estimation for Embedded Block Coding
宋志雲
;
Sung, Tze-Yun
2012
SURFACE PASSIVATION EFFECT IN SGOI NANOWIRE BIOSENSOR WITH HIGH GE FRACTION
賴瓊惠
;
Lai, Chiung-Hui
2009
Trap Profile and Bias Temperature Instability of ALD-HfSiON Gate Stacks in Advanced MOSFETs
吳建宏
;
rossiwu
2006
Two Fast Architectures for 2-D DWT and IDWT Using 4-Tap Daubechies Filters
宋志雲
;
Sung, Tze-Yun
2006
VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters
謝曜式
;
Shieh, Yaw-Shih
2006
VLSI Architectures for 2-D Forward and Inverse Discrete Wavelet Transform Using 4-tap Daubechies Filters
宋志雲
;
Sung, Tze-Yun
2006
VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation
宋志雲
;
Sung, Tze-Yun
2006
VLSI Implementation of 2-D Discrete Cosine Transform Architecture Based on CORDIC Rotation,
謝曜式
;
Shieh, Yaw-Shih
2005
VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse
謝曜式
;
Shieh, Yaw-Shih
2005
VLSI Implementation of a CORDIC-Based 2-D Discrete Cosine Transform and Its Inverse
宋志雲
;
Sung, Tze-Yun
2006
VLSI Implementation of A High-Efficient Image Scalar Algorithm for LCD Signal Processor
謝曜式
;
Shieh, Yaw-Shih
Showing items 101-150 of 176. (4 Page(s) Totally)
<<
<
1
2
3
4
>
>>
View [
10
|
25
|
50
] records per page
DSpace Software
Copyright © 2002-2004
MIT
&
Hewlett-Packard
/
Enhanced by
NTU Library IR team
Copyright ©
-
Feedback