Chung-Hua University Repository:

Collection

	Teachers Books [11/23]
	College student research projects [12/28]
	Patents [2/3]
	Books [0/5]
	Thematic reports [52/52]
	Research Project [103/229]
	Research Project(institute) [4/4]
	Journal Articles [137/298]
	Seminar Papers [332/744]

Siblings

	Department of Bioinformatics [47/99]
	Department of Information Management [453/663]

Community Statistics

	Item counts issued in 3 years:0(0.00%)
	Items With Fulltext:653(47.11%)
Download counts of the item
	Download times greater than 0:653(100.00%)
	Download times greater than 100:425(65.08%)
	Total Bitstream Download Counts:187162(7.49%)

Last Update: 2024-12-04 18:26

Top Upload

Top Download

Recent Submissions

	Android魔術方塊玩家app
	分散式工作自動排程
	網路遊戲外掛製作
	Android記帳本
	網際網路熱門搜尋偵測-遊戲產業為例
	古琴減字譜輸入與呈現
	視覺化電子小說遊戲製作
	以視訊為基礎的簡報系統
	應用多目標遺傳演算法於廠房內運輸機器人之避障路徑規劃
	Justalk-團購社群網站

Jump to: [Chinese Items] [0-9] [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]

or enter the first few letters:

Showing items 826-850 of 1386. (56 Page(s) Totally)
<< < 29 30 31 32 33 34 35 36 37 38 > >>
View [10|25|50] records per page

Date	Title	Authors
2013	Techniques for Mitigating the Difference Between Cyber Systems and Physical Systems	俞征武; Yu, Chang Wu
2012	A texture-based feature point detection and matching method	黃雅軒; huang, yea-shuan
2011	A Texture-Based High Speed Moving Object Detection Method	黃雅軒; huang, yea-shuan
2010	Thermal Via Planning for Temperature Reduction in 3D ICs	顏金泰; YAN, JIN-TAI
2008	Thermal-Driven White Space Redistribution for Block-Level Floorplans	顏金泰; YAN, JIN-TAI
2011	Threshold Jumping and Wrap-Around Scan Techniques toward Efficient Tag Identification in High Density RFID Systems	許慶賢; Hsu, Ching-Hsien
2008	Tidset-based Parallel FP-tree Algorithm for the Frequent Pattern Mining Problem on PC Clusters	游坤明; Yu, K.M.
2004	Timing-Constrained Congestion-Driven Global Routing	顏金泰; YAN, JIN-TAI
2005	Timing-Constrained Construction of Flexibility-Driven Routing Trees	顏金泰; YAN, JIN-TAI
2005	Timing-Constrained Flexibility-Driven Routing Tree Construction	顏金泰; YAN, JIN-TAI
2011	Timing-Constrained I/O Buffer Placement for Flip-Chip Designs	顏金泰; YAN, JIN-TAI
2007	Timing-Constrained Redundant Via Insertion for Yield Optimization	顏金泰; YAN, JIN-TAI
2013	Timing-Constrained Replacement Using Spare Cells for Design Changes	顏金泰; YAN, JIN-TAI
2008	Timing-Constrained Yield-driven Redundant Via Insertion	顏金泰; YAN, JIN-TAI
2006	Timing-Constrained Yield-Driven Wire Sizing for Critical Area Minimization	顏金泰; YAN, JIN-TAI
2007	Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization	顏金泰; YAN, JIN-TAI
2008	Timing-Driven Multi-Layer Steiner Tree Construction with Obstacle Avoidance	顏金泰; YAN, JIN-TAI
2006	Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment	顏金泰; YAN, JIN-TAI
2008	Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment and Path Reconstruction	顏金泰; YAN, JIN-TAI
2005	Timing-Driven Steiner Tree Construction Based on Feasible Assignment of Hidden Steiner Points	顏金泰; YAN, JIN-TAI
2008	Timing-Driven Steiner Tree Construction for Three-Dimensional ICs	顏金泰; YAN, JIN-TAI
2005	Timing-Driven Steiner Tree Construction with Buffer Insertion	顏金泰; YAN, JIN-TAI
2007	Timing-Driven Steiner Tree Construction with Wire Sizing, Buffer Insertion and Obstacle Avoidance	顏金泰; YAN, JIN-TAI
2012	Top-Down-Based Symmetrical Buffered Clock Routing	顏金泰; YAN, JIN-TAI
2007	Top-Down-Based Timing-Driven Steiner Tree Construction with Wire Sizing and Buffer Insertion	顏金泰; YAN, JIN-TAI