English  |  正體中文  |  简体中文  |  全文筆數/總筆數 : 8557/14866 (58%)
造訪人次 : 1449056      線上人數 : 1984
RC Version 6.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜尋範圍 查詢小技巧:
  • 您可在西文檢索詞彙前後加上"雙引號",以獲取較精準的檢索結果
  • 若欲以作者姓名搜尋,建議至進階搜尋限定作者欄位,可獲得較完整資料
  • 進階搜尋
    主頁登入上傳說明關於CHUR管理 到手機版

    子類別

    其他教師著作 [11/23]
    大專學生研究計畫 [12/28]
    專利 [2/3]
    專書 [0/5]
    專題報告 [52/52]
    專題研究計畫 [103/229]
    專題研究計畫(研究所) [4/4]
    期刊論文 [137/298]
    研討會論文 [332/744]

    鄰近社群


    生物資訊學系 [47/99]
    資訊管理學系 [453/663]

    社群統計


    近3年內發表的文件:0(0.00%)
    含全文筆數:653(47.11%)

    文件下載次數統計
    下載大於0次:653(100.00%)
    下載大於100次:425(65.08%)
    檔案下載總次數:187486(7.48%)

    最後更新時間: 2024-12-11 05:26

    上傳排行

    資料載入中.....

    下載排行

    資料載入中.....

    RSS Feed RSS Feed

    跳至: [中文]   [數字0-9]   [ A B C D E F G H I J K L M N O P Q R S T U V W X Y Z ]
    請輸入前幾個字:   

    顯示項目826-850 / 1386. (共56頁)
    << < 29 30 31 32 33 34 35 36 37 38 > >>
    每頁顯示[10|25|50]項目

    日期題名作者
    2013 Techniques for Mitigating the Difference Between Cyber Systems and Physical Systems 俞征武; Yu, Chang Wu
    2012 A texture-based feature point detection and matching method 黃雅軒; huang, yea-shuan
    2011 A Texture-Based High Speed Moving Object Detection Method 黃雅軒; huang, yea-shuan
    2010 Thermal Via Planning for Temperature Reduction in 3D ICs 顏金泰; YAN, JIN-TAI
    2008 Thermal-Driven White Space Redistribution for Block-Level Floorplans 顏金泰; YAN, JIN-TAI
    2011 Threshold Jumping and Wrap-Around Scan Techniques toward Efficient Tag Identification in High Density RFID Systems 許慶賢; Hsu, Ching-Hsien
    2008 Tidset-based Parallel FP-tree Algorithm for the Frequent Pattern Mining Problem on PC Clusters 游坤明; Yu, K.M.
    2004 Timing-Constrained Congestion-Driven Global Routing 顏金泰; YAN, JIN-TAI
    2005 Timing-Constrained Construction of Flexibility-Driven Routing Trees 顏金泰; YAN, JIN-TAI
    2005 Timing-Constrained Flexibility-Driven Routing Tree Construction 顏金泰; YAN, JIN-TAI
    2011 Timing-Constrained I/O Buffer Placement for Flip-Chip Designs 顏金泰; YAN, JIN-TAI
    2007 Timing-Constrained Redundant Via Insertion for Yield Optimization 顏金泰; YAN, JIN-TAI
    2013 Timing-Constrained Replacement Using Spare Cells for Design Changes 顏金泰; YAN, JIN-TAI
    2008 Timing-Constrained Yield-driven Redundant Via Insertion 顏金泰; YAN, JIN-TAI
    2006 Timing-Constrained Yield-Driven Wire Sizing for Critical Area Minimization 顏金泰; YAN, JIN-TAI
    2007 Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization 顏金泰; YAN, JIN-TAI
    2008 Timing-Driven Multi-Layer Steiner Tree Construction with Obstacle Avoidance 顏金泰; YAN, JIN-TAI
    2006 Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment 顏金泰; YAN, JIN-TAI
    2008 Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment and Path Reconstruction 顏金泰; YAN, JIN-TAI
    2005 Timing-Driven Steiner Tree Construction Based on Feasible Assignment of Hidden Steiner Points 顏金泰; YAN, JIN-TAI
    2008 Timing-Driven Steiner Tree Construction for Three-Dimensional ICs 顏金泰; YAN, JIN-TAI
    2005 Timing-Driven Steiner Tree Construction with Buffer Insertion 顏金泰; YAN, JIN-TAI
    2007 Timing-Driven Steiner Tree Construction with Wire Sizing, Buffer Insertion and Obstacle Avoidance 顏金泰; YAN, JIN-TAI
    2012 Top-Down-Based Symmetrical Buffered Clock Routing 顏金泰; YAN, JIN-TAI
    2007 Top-Down-Based Timing-Driven Steiner Tree Construction with Wire Sizing and Buffer Insertion 顏金泰; YAN, JIN-TAI

    顯示項目826-850 / 1386. (共56頁)
    << < 29 30 31 32 33 34 35 36 37 38 > >>
    每頁顯示[10|25|50]項目

    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 回饋