Reducing the power consumption of a clock network is always one of critical issues in designing a high performance design. The concept of multi-bit flip–flop construction has been introduced by recent studies and shown the benefits of reducing clock power
